													3	heet	1 01
FRM PTO-1449 U.S. DEPARTMENT OF COMMERCE REV. 7-80) PATENT AND TRADEMARK OFFICE										ATTY. DOCKET NO. SERIAL N 010186 09/943,			3		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)									APPLICANT K. Manetakis						
									FILMODINE						
DATE MAILED: May 23, 2003											1281	9			
								U.S. PAT	PENT DOCUME	NTS					
R Ref No	DC	DOCUMENT NUMBER DATE						DATE	NAME			CLASS	SUB CLASS		PRO
A1		1													
A2						L						<u> </u>	1		
A3	П						$oldsymbol{\perp}$						CH H		ō
	П											<u> </u>	10	M (<u>ц</u> _
	П											:		30	
	П			T									CE		म्म
		П		T	T					. <u> </u>		-	12	<u>s</u>	0
_					T	T						<u>}</u>	28		
	1			T	T	T								<u> </u>	
A3			<u> </u>		مطيب		F	OREIGN	PATENT DOCU	MENTS			Τ	1	
	I	DOCUMENT NUMBER				BER		DATE	COUNTRY NAME				CLASS		SUB LASS
BI	Τ	Τ		Π	T	T	T						<u> </u>	<u> </u>	
		T			\top		T						ļ	 	
		T		П	7								<u> </u>		
	<u>'L.</u>		TO	HE	R PR	IOI	R AF	RT (Inclu	ding Author, Title	, Date, Perti	inent Pa	ige, Etc.)		
2 C	T	$\top_{\mathbf{I}}$	Eric	Vit	toz	, " <i>I</i>	Ana	log VLS	I Signal Proce	ssing: Wh	ıy, Wh	ere and	l How?'	', Jou	mal
		1	VLS	SI S	igna	al P	Proc	essing, `	Vol. 8, pps 27-	44 and An	alog Ir	ntegrate	ed Circu	its an	ď
-			Sign	nal l	roc	cess	sing	, pps 27	-44, July 1994						
c	2	1	Yan ,et al., "Low Voltage Analog Circuit Design Techniques: A Tutorial", IEICE												
		<u> </u>	Tra	ns.	Ana	alog	g Int	egrated	Circuits and S	ystems, vo	1 E00-	A, No.	2, Febr	uary 2	2000
	+	+											······································		
c	3	+						······································							
MINER	-	+		_	7				DATE CON	SIDERED	3/29	103			
VIIIVA													gh citation i		
	ATION IENT BY INTERPRETATION INTO THE PROPERTY I	ATION DISC IENT BY AP Isheets if necess IAILED: Ma IAI	ATION DISCLO IENT BY APPLIA Is sheets if necessary) [AILED: May 2 R Ref No DOCU A1	ATION DISCLOSUITENT BY APPLICANT BY APPLICANT AS	ATION DISCLOSURE IENT BY APPLICANT Is sheets if necessary) [AILED: May 23, 2003 R Ref No DOCUMENT NU A1	ATION DISCLOSURE IENT BY APPLICANT If sheets if necessary) [AILED: May 23, 2003] R Ref No DOCUMENT NUMBE A1	ATION DISCLOSURE IENT BY APPLICANT If sheets if necessary) [AILED: May 23, 2003] R Ref No DOCUMENT NUMBER A1	ATION DISCLOSURE (IENT BY APPLICANT of sheets if necessary) [AILED: May 23, 2003 R Ref No DOCUMENT NUMBER A1	ATION DISCLOSURE (ENT BY APPLICANT of sheets if necessary) [AILED: May 23, 2003] [R Ref No DOCUMENT NUMBER DATE] A1	ATION DISCLOSURE IENT BY APPLICANT If sheets if necessary) APPLICANT K. Manetaki FILING DATE August 30, 200 U.S. PATENT DOCUMEN A1 A2 A3 A4 A5 A6 A7 A8 A9 FOREIGN PATENT DOCU VER Ref No DOCUMENT NUMBER DATE FOREIGN PATENT DOCU VER No DOCUMENT NUMBER DATE COUNTRY B1 B2 B3 OTHER PRIOR ART (Including Author, Title VLSI Signal Processing, Vol. 8, pps 27- Signal Processing, pps 27-44, July 1994 C2 Yan ,et al., "Low Voltage Analog Circuits and S	ATION DISCLOSURE IENT BY APPLICANT if theets if necessary) APPLICANT K. Manetakis FILING DATE August 30, 2001 U.S. PATENT DOCUMENTS R Ref No DOCUMENT NUMBER DATE NAME A1	PATENT AND TRADEMARK OFFICE ATION DISCLOSURE IENT BY APPLICANT If sheets if necessary) ATION DISCLOSURE IENT BY APPLICANT IS APPLICAT	POPERITY PROTECTION TO COMMENT DO CUMENT NUMBER ATION DISCLOSURE ATION DISCLOSURE ATION DISCLOSURE ATION DISCLOSURE ATION DISCLOSURE ATION DISCLOSURE ATION DATE AND	Sample S	PARTE IN DEPARTMENT OF COMMENCE ATION DISCLOSURE IENT BY APPLICANT (ALLED: May 23, 2003 CLASS SUB FILING DATE